

TRANSMITTAL

Electronic Version v1.1

Stylesheet Version v1.1.0

Title of Invention	Variable Capacitor Using MOS Gated Diode with Multiple Segments to Limit DC Current	
Application Number :		
Date :		
First Named Applicant: Min Cao		
Confirmation Number:		
Attorney Docket Number: PS-62A		
<p>I hereby certify that the use of this system is for OFFICIAL correspondence between patent applicants or their representatives and the USPTO. Fraudulent or other use besides the filing of official correspondence by authorized parties is strictly prohibited, and subject to a fine and/or imprisonment under applicable law.</p> <p>I, the undersigned, certify that I have viewed a display of document(s) being electronically submitted to the United States Patent and Trademark Office, using either the USPTO provided style sheet or software, and that this is the document(s) I intend for initiation or further prosecution of a patent application noted in the submission. This document(s) will become part of the official electronic record at the USPTO.</p>		
Submitted By:		Elec. Sign.
Stuart T Auvinen Registered Number: 36,435		/e/stuauvinen
		Sign. Capacity Agent

Documents being submitted:	Files
us-fee-sheet	PS62Ae-usfees.xml us-fee-sheet.xsl us-fee-sheet.dtd
us-request	PS62Ae-usrequ.xml us-request.dtd us-request.xsl
us-declaration	PS62oath.tif
application-body	PS62a-trans.xml us-application-body.xsl application-body.dtd wipo.ent mathml2.dtd mathml2-qname-1.mod isoamsa.ent isoamsb.ent isoamsc.ent isoamsn.ent isoamso.ent isoamsr.ent isogr3.ent isomfrk.ent isomopf.ent isomscr.ent isotech.ent isobox.ent isocyr1.ent isocyr2.ent isodia.ent isolat1.ent isolat2.ent isonum.ent isopub.ent mmlextra.ent mmlalias.ent soextblx.dtd fgPS62e1.TIF fgPS62e2.TIF fgPS62e3.TIF fgPS62e4.TIF fgPS62e5.TIF fgPS62e6.TIF fgPS62e7.TIF fgPS62e8.TIF
Comments	